	Result	Size	Time	Cycles	GPU	SM Frequency	Process	Attributes
Current	598 - multibit_t	(11719, 1, 1)x(256, 1, 1)	1,83 ms	2 712 290	0 - NVIDIA GeForce RTX 3050 Ti Laptop GPU	1,48 Ghz	[11516] gpu_multibit_trie_stride4_REAL_TRAFFIC_V5.exe	

Summary | Details | Source | Context | Comments | Raw | Session

Compare | Tools | View | Export

Command line profiler metrics

dram__throughput.avg.pct_of_peak_sustained_elapsed [%]	49,46	gpu__time_duration.sum [ms]	1,83
lts__t_sector_hit_rate.pct [%]	64,71	sm__throughput.avg.pct_of_peak_sustained_elapsed [%]	8,51
smsp__warp_issue_stalled_long_scoreboard_per_warp_active.pct [%]	97,02	-	-

GPU Speed Of Light Throughput

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor.

Compute (SM) Throughput [%]	8,51	Duration [ms]	1,83
Memory Throughput [%]	49,46	Elapsed Cycles [cycle]	2﹐712﹐290
L1/TEX Cache Throughput [%]	46,38	SM Active Cycles [cycle]	2﹐766﹐174,40
L2 Cache Throughput [%]	43,79	SM Frequency [Ghz]	1,48
DRAM Throughput [%]	49,46	DRAM Frequency [Ghz]	5,99

Latency Issue This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.

Key Performance Indicators

Launch Statistics

Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.

Grid Size	11﹐719	Function Cache Configuration	CachePreferNone
Registers Per Thread [register/thread]	16	Static Shared Memory Per Block [byte/block]	0
Block Size	256	Dynamic Shared Memory Per Block [byte/block]	0
Threads [thread]	3﹐000﹐064	Driver Shared Memory Per Block [Kbyte/block]	1,02
Waves Per SM	97,66	Shared Memory Configuration Size [Kbyte]	8,19
Uses Green Context	0	Stack Size	1﹐024
# SMs [SM]	20	# TPCs	10
Enabled TPC IDs	all	-	-

Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	16
Theoretical Active Warps per SM [warp]	48	Block Limit Shared Mem [block]	8
Achieved Occupancy [%]	86,14	Block Limit Warps [block]	6
Achieved Active Warps Per SM [warp]	41,35	Block Limit SM [block]	16

Achieved Occupancy
Est. Local Speedup: 13.86%

The difference between calculated theoretical (100.0%) and measured achieved occupancy (86.1%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide for more details on optimizing occupancy.

Key Performance Indicators

GPU and Memory Workload Distribution

Analysis of workload distribution in active cycles of SM, SMP, SMSP, L1 & L2 caches, and DRAM

Average SM Active Cycles [cycle]	2﹐766﹐174,40	Average L1 Active Cycles [cycle]	2﹐766﹐174,40
Average L2 Active Cycles [cycle]	2﹐582﹐388,62	Average SMSP Active Cycles [cycle]	2﹐726﹐214,08
Average DRAM Active Cycles [cycle]	5﹐415﹐684	Total SM Elapsed Cycles [cycle]	57﹐831﹐200
Total L1 Elapsed Cycles [cycle]	57﹐831﹐200	Total L2 Elapsed Cycles [cycle]	41﹐423﹐008
Total SMSP Elapsed Cycles [cycle]	231﹐324﹐800	Total DRAM Elapsed Cycles [cycle]	43﹐800﹐576

To customize your report even further, you might want to learn about custom sections and writing your own rules.
You might also want to consider adding individual metrics.

You can ask Nsight Copilot questions about this report.